Computer Sciences and Telecommunications 2012 | No.2(34) [2012.06.30]
Kala Devi
LOW POWER VLSI ARCHITECTURE FOR A VITERBI DECODER USING ASYNCHRONOUS PRECHARGE HALF BUFFER DUAL RAIL TECHNIQUES
3-16
View article (PDF)
or
Abstract
1
Internet Academy
2001-2024
3-16
